By deriving the discrete-time models of a digitally controlled H-bridge inverter system modulated by bipolar sinusoidal pulse width modulation (BSPWM) and unipolar double-frequency sinusoidal pulse width modulation (UDFSPWM) respectively, the performances of the two modulation strategies are analyzed in detail. The circuit parameters, used in this paper, are fixed. When the systems, modulated by BSPWM and UDFSPWM, have the same switching frequency, the stability boundaries of the two systems are the same. However, when the equivalent switching frequencies of the two systems are the same, the BSPWM modulated system is more stable than the UDFSPWM modulated system. In addition, a convenient method of establishing the discrete-time model of piecewise smooth system is presented. Finally, the analytical results are confirmed by circuit simulations and experimental measurements.
Introduction
With the improvement on performance and the reduction in price of digital controller, the digitally controlled high-frequency switching power converter has aroused much interest. [1] In a digitally controlled system, there is a delay of sampling and calculating, so one-step-delay control is often adopted. [2] Owing to the presence of one-step-delay and the switching nonlinearity, the digitally controlled switching power converter system becomes a strongly nonlinear system. [3] Digital sinusoidal pulse width modulation (SPWM) has received increasing attention in different applications in Hbridge inverters for renewable energy systems, ac motor drives and telecommunication systems. [4] [5] [6] The modulation strategy will influence the dynamics of the system significantly. [5] [6] [7] Thus, the performances of the different modulation schemes in a digitally controlled high-frequency switching power converter should be studied in depth.
The bipolar SPWM (BSPWM) has been widely used in the digitally controlled H-bridge inverter system because of its simple implementation. [6] [7] [8] However, the number of output voltage pulses and the frequency of the lowest harmonic voltage, which can also be named equivalent switching frequency, in the unipolar double-frequency SPWM (UDF-SPWM) are twice those in the BSPWM with the same switching frequency. [8] [9] [10] [11] The advantage of this method is that the filter elements needed are much less due to the fact that the equivalent switching frequency of the output voltage is twice the switching frequency. Therefore, the UDF-SPWM facilitates the choice of filter and has better output waveforms. [11, 12] Conventionally, the comparison of the performance between BSPWM and UDFSPWM used is based on the FFT analysis, [10, 12] which cannot be used to analyze the dynamics of the system and the underlying mechanism. Up to now, by establishing the discrete-time model of the system, the performances of the UDFSPWM and BSPWM have not been studied.
Generally, the discrete-time model of a piece-wise smooth system can be obtained by 'toggling' the topological sequence in one switching period. [13] [14] [15] [16] However, in some cases, the topological sequence in one switching period will be changed. This means that the exact discrete-time model of the system can be obtained by analyzing all possible discretetime models, which are obtained by using the state equation of the corresponding topological sequence. Therefore, a convenient method of establishing the discrete-time model of the piece-wise smooth system is presented in this paper.
The rest of this paper is organized as follows. In Section 2 BSPWM and UDFSPWM in an H-bridge inverter system are outlined. In Section 3, by the presented convenient method of establishing the discrete-time model, the discrete-time models of an H-bridge inverter system, modulated by BSPWM and UDFSPWM, are obtained respectively. In addition, the performances of the two modulation strategies are compared in detail in Section 4. Circuit simulations and experimental measurements are shown in Section 5 to illustrate and verify the theoretical results. Finally, some conclusions are given in Section 6.
BSPWM and UDFSPWM
The schematic plot of the digital-controlled H-bridge grid-connected inverter is shown in Fig. 1 . The inverter is fed by a DC voltage source E. This inverter operates at a fixed switching frequency f s . Denote the switching period of the system as T s . An LC-filter and a resistive load are selected. The controller of this system is composed of a load-voltage outer feedback, an inductor-current inner feedback, and a gridvoltage feedforward. As shown in Fig. 1 , i L is the inductor current; v R is the load voltage; v ref , denoting V m sin(2π f t), is the reference of the load voltage; k in , k out , k pre , and k sat are the proportional gains of the outer feedback loop, inner feedback loop, feedforward loop, and the saturator, respectively; i c is the control signal of the PWM modulator. At the beginning of each switching cycle, i L and v R are sampled to compute the i c using the controller. Then, the desired duty cycles of switches S 1 to S 4 are generated.
The digitally controlled BSPWM and UDFSPWM schemes are used in this paper. Figure 2 illustrates the concrete situation by showing the waveforms of the control signal, the triangular signal, and the pulse drive signal of the two modulation schemes.
The four switches (S 1 , S 2 , S 3 , and S 4 ) are grouped into two pairs (S 1 , S 2 ) and (S 3 , S 4 ). When the modulation scheme is chosen as BSPWM, both of the switch pairs are controlled by d, which is generated by i c , in a complementary way. However, when UDFSPWM scheme is adopted, one pair of the switches (S 1 , S 2 ) is controlled by d and the other pair (S 3 , S 4 ) is controlled by d 0 , which is generated by i 0 c . In Fig. 2 060509-2 when d is "high", the system works in StB + state; when d is "low", the system works in StB state. In addition, for the UDF-SPWM system when d is "high" and d 0 is "low", the system works in StU + state; when d and d 0 are both "high" or "low", the system works in StU state; then, when d is "low" and d 0 is "high", the system works in StU state. 
StB + and StU + state:
StU state:
where, , + , , and 0 are the system matrixes, whose definitions are shown in Appendix A. From Fig. 2 , it can be found that the topology sequence at n-th switching period of the BSPWM modulated system is StB → StB + → StB; the topology sequence of the UDFSPWM modulated system can be StU → StU + → StU → StU + → StU (if d is greater than d 0 , this situation is defined as US 1 ) and StU → StU → StU → StU → StU (if d 0 is greater than d, this situation is defined as US 2 ). In the following section, the performances of the BSPWM and UDFSPWM in this H-bridge system will be compared with each other in detail by establishing the discrete-time model.
Discrete-time model
The system can be divided into power stage block and control block. Owing to the time delay problem and the sampling and holding process, the discrete-time model of control block can be obtained directly, while, the discrete-time model of the power stage block can be derived from the state equations (1a)-(1c). Combining the discrete-time models of the two blocks, the discrete-time model of the whole system can be obtained.
Owing to the presence of the v ref (it is time varying with the line frequency), the accuracy of the discrete-time model depends on the process of "quasi-static" approximation. [17] The reference load voltage at n-th switching period can be written as
Define and d as the state variables. Let n d n , and d 0 n be the sampled values of and d at nT s , respectively.
Convenient method of establishing the discrete-time model
Traditionally, the discrete-time model of a piece-wise smooth system can be obtained by 'toggling' the topological sequence in one switching period. It will be complicated when the topology sequence of the system has more than one possibility situation, just like the situation in the H-bridge inverter system modulated by UDFSPWM.
Using the automatic control theory, the dynamics of a system under a motivation can be composed of zero-input response and zero-state response. For one topology in a piecewise smooth system, the dynamic of this topology is determined by a zero-input response, whose initial state can be obtained by the state of the previous topology, and a zero-state response, whose input is determined by the input in this topology. Suppose that the system has M topology changing in a switching period, the action time of each topology is at t 1 -t M and the response of each topology is ϕ 1 (t 1 ) − ϕ M (t M ). Since the system matrix is fixed at different topologies in this system, state-transition matrix can be set as
According to Eq. (1), ϕ + (t), ϕ − (t), and ϕ 0 (t) can be described as
The discrete-time model of the system can be described as
By using Eqs. (3)- (5), the discrete-time model of a piecewise smooth system can be obtained directly. In addition, when the topology sequence has more than one condition, the difference between the conditions can be analyzed simply.
In one switching period, each special topology spends a fraction of T s . Set the beginning and terminative time of one of the topologies to be t on and t off and define t on and t off as the sampled values of at t on and t off respectively, then the discrete-time model of this topology can be given as
where, ϕ s is the response of this special topology, and is a second-order unit matrix.
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Discrete-time model of control block
When digitally controlled modulation is applied, d n+1 should be determined by n and can be determined by:
Then, according to Fig. 2 , the relationship between d n and d 0 n can be described as
3.3. Discrete-time model of power stage block
BSPWM system
In the BSPWM system, the topology sequence is fixed. In the n-th switching period, the action times of StB−, StB + , and StB are (1 − d n )T s /2, d n T s , and (1 − d n )T s /2, respectively. Using the conclusion presented in Subsection 3.1, the discretetime model of power stage block in the H-bridge inverter system modulated by BSPWM can be obtained by
By using the method presented in Ref. [14] , equation (9) can be described as:
where λ 1 and λ are the eigenvalues of , the definitions of σ (x, y, z) and Γ (x, y) are shown in Appendix B.
UDFSPWM system
In the UDFSPWM system, the topology sequence has two possibilities. In the n-th switching period, when the system is in US 1 , the action times of StU 0 , StU + , StU 0 , StU + , and StU are ( 
, and (1 − d n )T s /2, respectively; when the system is in US 2 , the action times of StU 0 , StU − , StU 0 , StU, and StU are ( 
for US 2 state,
By using Eqs. (3) and (4), equations (10a) and (10b) are the same. Therefore, in the subsequent discussions of this paper, equation (10a) will be used as the discrete-time of power stage in the H-bridge inverter system modulated by UDF-SPWM.
Similarly, by using the method presented in Ref. [14] , equation (11) can be described as
Dynamics analysis of BSPWM and UDF-SPWM
Based on the "quasi-static" approximation, [17] there are N eq (N eq = f s / f ) equilibrium points in one line period. By analyzing the N eq equilibrium points, the dynamics of the system can be obtained.
For each switching period, by letting n+1 = n and d n+1 = d n , the equilibrium point of this switching period can be obtained. Moreover, the dynamics of this switching period can be obtained with the help of the corresponding Jacobian matrix.
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i * L , v * R , and d * n denote one of the N eq equilibrium points. Define B and U as the Jacobian matrixes of the system modulated by BSPWM and UDFSPWM respectively. Also B and U can be described as:
where Λ B1 , Λ B2 , Λ U1 , and Λ U2 can be obtained as
Since the switching frequency is greater than line frequency, so that d n λ A1 /2 1, d n λ A2 /2 1, (d n − 1)λ A1 /2 1, and (d n − 1)λ A2 /2
1. Combined with the definition of function cosh, equations (14) can be simplified, respectively, into
According to Eqs. (13)- (15), since B and U are independent of * n and d * n , the dynamic behaviors for all the switching period at one line period are almost the same. In addition, from Eq. (15), it can be found that Λ B1 = Λ U1 and Λ B2 = Λ U2 . Set Λ 1 = Λ B1 = Λ U1 , Λ 2 = Λ B2 = Λ U2 , then B and U will be the same. For this reason, when the systems, modulated by BSPWM and UDFSPWM, have the same switching frequency and circuit parameters, the stability boundaries of the two systems are the same.
Define λ 1 -λ 3 as the characteristic roots of the Jacobian matrix. By using Eq. (13), the characteristic equation can be written as
where F 0 , F 1 , and F 2 are coefficients of the characteristic equation, and their definitions are indicated in Appendix C. Using the conclusion predicted in Refs. [13] and [14] , the stability boundary derived by Eq. (16) can be obtained as
The definitions of γ 1 , γ 2 , and γ 3 are given in Appendix C. Using inequality (17) and the circuit parameters listed in Table 1 , two stability boundaries, whose switching frequencies are 10 kHz and 5 kHz respectively, are derived (Fig. 3) to analyze the stabilities of the BSPWM and UDFSPWM-modulated system using the same equivalent switching frequency. From Fig. 3 , when f s = 5 kHz, the equivalent switching frequency of UDFSPWM is 10 kHz, the stability boundary, shown by Fig. 3(b) , is smaller than that in Fig. 3(a) , whose switching frequency is 10 kHz. By using inequality (17), when f s = 10 kHz, one of the bifurcation points is obtained: k out = 1 and k out = 0.95; when the equivalent switching frequency of UDFSPWM system is 10 kHz, one of the bifurcation points is k out = 1 and k in = 0.68.
Circuit simulation and experiments
In this section, the theoretical results will be verified using circuit simulation and experimental measurements. The circuit parameters, used in this section, are the same as those in Table 1 .
According to Fig. 1 , the SIMULINK model of the system is shown in Fig. 4 . Since there is a power stage, the SIMULINK model is set as 'continuous mode'. Meanwhile, the 'sample time' in the unit-delay and sum module is set as T s to simulate the time delay and the sampling and holding process. In addition, the BSPWM and UDFSPWM scheme used in simulation are shown in Fig. 5 .
The experimental platform of the system is designed according to Fig. 1 . IGBTs are used as the switches S 1 -S 4 in the inverter. The current and voltage transducer are LEM, LV55-P, and LEM, LV28-P respectively. Additionally, the digital oscilloscope Tektronix DPO3034 is employed to capture the measured waveforms.
When f s = 10 kHz, figures 6 and 7 are shown to verify the conclusion that the systems modulated by BSPWM and UDFSPWM have the same stability boundary when the circuit parameters are the same. k out is chosen to be 1 while k in is chosen to be 0.9 in Fig. 6 and 1 in Fig. 7 . In addition, the accuracy of inequality (17) is verified.
When f s = 5 kHz, using k out = 1 and k in = 0.75, the circuit simulations and experimental measurements of the UDF-SPWM modulated system are shown in Fig. 8 .
From Fig. 8 , it can be found that the system is unstable. The conclusion, i.e., the BSPWM modulated system is more stable than the UDFSPWM when the equivalent switching frequencies of the two systems are the same, is proved. 
Conclusions
The performances of the BSPWM and UDFSPWM strategies are compared in this paper. By establishing the discrete-time model of the system, the following conclusions are obtained. When the systems, modulated by BSPWM and UDFSPWM, have the same switching frequency, the stability boundaries of the two systems are the same. However, when the two systems have the same equivalent switching fre- quency, the BSPWM modulated system is more stable than the UDFSPWM modulated system. In addition, a convenient method of establishing the discrete-time model for the piecewise smooth system is presented. Finally, the analytical results are confirmed by circuit simulations and experimental measurements.
The above analysis results in this paper are very helpful when analyzing the influence of the modulation method in a digitally controlled H-bridge inverter system. It will also simplify the modeling, stability analysis, and design of the piecewise smooth system.
Appendix A
Appendix B
The eigenvector matrix of is denoted by , and the inverse matrix of is represented by . The and are defined, respectively, as 
Define a function ε(x, y, z) as ε(x, y, z) = κ yx ρ xz ,
where the values of x, y, and z could be 1 or 2. Set ξ as
Then the definition of σ (x, y, z) and Γ (x, y) can be expressed as σ (x, y, z) = e λ 1 /x e λ 2 /x ε (1, y, z) ε (2, y, z)
T ,
where the values of x, y, and z could be 1 or 2.
Γ (x, y)
where the values of x and y could be 1 or 2.
Appendix C F 0 , F 1 , and F 2 can be described, respectively, as
F 1 = σ (1, 1, 1)σ (1, 2, 2) − σ (1, 1, 2)σ (1, 2, 1) 
γ 2 = k sat (σ (1, 1, 1) + σ (1, 2, 2))(Λ 2 σ (1, 1, 1)
